[1] Cui, X., Liu, W., Wang, S. et al. Design of High-Speed Wide-Word Hybrid Parallel-Prefix/Carry-Select and Skip Adders. J Sign Process Syst 90, 409–419 (2018). https://doi.org/10.1007/s11265-017-1249-3
[2] Ebrahim, A., Gebali, F., "Optimized structures of hybrid ripple carry and hierarchical carry lookahead adders", Microelectronics Journalˎ Vol. 46, No. 9, 2015.
[3] Jayashree, H, V., Vuggirala, Jaswanth, Patil, Ghanshyam, N., "Design of High Speed Area Efficient OHRNS Data Path Subsystems for FFT Implementation", 4th International Conference on Electronics and Communication Systems (ICECS), 2017.
[4] Garner, H. L., "The Residue Number System," in IRE Transactions on Electronic Computers, vol. EC-8, no. 2, pp. 140-147, June 1959.
[5] Chang, Chip, H., Sabbagh, M., Amir, Emrani, Z., Azadeh, A., Tay, Tian, F., "Residue Number Systems: A New Paradigm to Datapath Optimization for Low-Power and High-Performance Digital Signal Processing Applications", IEEE Circuits and Systems Magazine, Vol. 15, No. 4, 2015.
[6] Schinianakis, D., Stouraitis, T., "Multifunction residue architectures for cryptograph", IEEE Trans. Circuits Syst, Vol. 61, No. 4, 2014.
[7] Vun, C. H., Premkumar, A. B., & Zhang, W,. "A new RNS based da approach for inner product computation", IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 60, No. 8, 2013.
[8] Chren, W. A., "Low delay-power product CMOS design using one-hot residue coding", International Symposium on Low Power Electronics and Design (ISLPED), 1995.
[9] Chren, W., A., "One-hot residue coding for low delay-power product CMOS design", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 45, No. 3, 1998.
[10] Jaefarzadeh, F., Sabbagh, Molahosseini., A., Emrani, Z., Azadeh, A., Sousa, Leonel, "Efficient Modular Adder Designs Based on Thermometer and One-Hot Coding", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 27, No. 9, 2019.
[11] Mohammadi, Gh., M. , Ghavami, B., Pedram, H., "An Adder/Multiplier Circute for One Hot Residue Number System", International Journal of Engineering Research & Technology, Vol. 3, No. 11, 2014.
[12] Omondi, A., Premkumar, B., "Residue Number System: Theory and implementations", Imperial College Press, 2007.
[13] Morris Mano, M., "digital design (Logic Circuit)", Pearson, Chapter 1, Section 1-5, 1927.
[14] فریده صباح، آزاده السادات عمرانی زرندی، «بررسی ساختار جمعکنندههای با کدینگ باینری و وانهات و استفاده از آنها در ساختار سیستم اعداد ماندهای»، کنفرانس ملی محاسبات توزیعی و پردازش دادههای بزرگ، 1399.
)
