Improved implementation of image processing algorithm with HLS software for use in optical seeker

Document Type : Original Article

Authors

1 Master's degree, Imam Hussein (AS) University, Tehran, Iran

2 Assistant Professor, Imam Hussein (AS) University, Tehran, Iran

3 Master's degree, Tarbiat Modares University, Tehran, Iran

Abstract

Current image processing systems have the ability to fast process images with high imaging rates. To reduce calculation time and increase processing speed, algorithms can be implemented on hardware accelerators such as FPGA. The hardware implementation of image processing algorithms should be improved with the aim of increasing the processing speed, reducing the resources consumed and, as a result, reducing the cost of the used processor. In the application of target detection, the optical seeker will be able to detect, recognize and track the target by using image processing algorithms and comparing the current image information of the camera with the information of the desired target image that has already been stored in its processor memory. In this process, SIFT is an algorithm for matching applications, of which the DOG section is one of its subsections. DOG alone covers more than 80% of the execution time of the SIFT algorithm. The reason for this is that many Gaussian filters are multiplied in the input image. The proposed architecture is presented in such a way that only two DSP48s are used for the RTL implementation of each 15x15 Gaussian filter. The advantage of reducing the number of resources related to the cheapness of FPGA has been used. HLS tool has been used to implement the proposed architecture.

In the application of target detection, the optical seeker will be able to detect, recognize and track the target by using image processing algorithms and comparing the current image information of the camera with the information of the desired target image that has already been stored in its processor memory. In this process, SIFT is an algorithm for matching applications, of which the DOG section is one of its subsections. DOG alone covers more than 80% of the execution time of the SIFT algorithm. The reason for this is that many Gaussian filters are multiplied in the input image. The proposed architecture is presented in such a way that only two DSP48s are used for the RTL implementation of each 15x15 Gaussian filter. The advantage of reducing the number of resources related to the cheapness of FPGA has been used. HLS tool has been used to implement the proposed architecture.

Keywords

Main Subjects

Smiley face

 

References

[1]Gholami and M. Okhovat, “Designing Radar and IR Sensors Data Fusion System for Target Tracking in Noise Jamming Conditions,” Electronic and Cyber Defense, vol. 5, no. 3, Serial no. 19, 2017. (In Persian). https://dor.isc.ac/dor/20.1001.1.23224347.1396.5.3.1.4
[2] C. Alabaster, “Pulse Doppler Radar,” Univ. of Cranfield, 2012.
 
[3] M. Skolnik, “Introduction to Radar System,” New York, McGraw-Hill, 3rd Edition, 2001.
 
[4] W. R. Dyer “Modern Missile Analysis,” Beltsville, Maryland, 2009.
 
[5] J. Sivic and A. Zisserman, “Video google: A text retrieval approach to object matching in videos,” in Proc. 9th IEEE Int. Conf. Comput. Vision, vols. 1–2, pp. 1470–1477, Oct. 2003.
 
[6] K. Mikolajczyk and C. Schmid, “A performance evaluation of local descriptors,” IEEE Trans. Pattern Anal  Mach  Intell, vol. 27, no. 10, pp. 1615–1630, Oct. 2005.
 
[7] M. Calonder, V. Lepetit, P. Fua, K. Konolige, J. Bowman, and P. Mihelich, “Compact signatures for high-speed interest point description and matching,” in Proc. 12th IEEE Int Conf  Comput  Vision, pp. 357–364, Sep.– Oct. 2009.
 
[8] M. Calonder, V. Lepetit, M. Oezuysal, T. Trzcinski, C. Strecha, and P. Fua, “BRIEF: Computing a local binary descriptor very fast,” IEEE Trans. Pattern Anal Mach  Intell, vol. 34, no. 7, pp. 1281–1298, Jul. 2012.
 
[9] M. I. McCartney, S. Zein-Sabatto, and M. Malkani, “Image registration for sequence of visual images captured by UAV,” in Proc. IEEE Symp. Comput. Intell. Multimedia Signal Vision Process, pp. 91–97, Mar.–Apr. 2009.
[10] C. Harris, “A combined corner and edge detector,” in Proc. 4th Alvey Vision Conf, pp. 147–152, 1988.
[11] S. Mitra, “Digital Signal Processing: A Computer Based Approach,” vol. 1, 3rd ed. New York, NY, USA: McGraw-Hill, 2004.
[12] S. Zhong, J. Wang, L. Yan, L. Kang, and Z. Cao, “A real-time embedded architecture for SIFT,” J Syst Arch., vol. 59, no. 1, pp. 16–29, Jan. 2013.
[13] S. Winder, G. Hua, and M. Brown, “Picking the best DAISY,” in Proc. IEEE Conf  Comput  Comput. Vis Pattern Recognit., vol. 1–4, pp. 178–185, Jun. 2009.
[14] J. Wang, S. Zhong, L. Yan, and Z. Coa, “An Embedded System-on-Chip Architecture for Real-time Visual Detection and Matching,” IEEE Transactions on Circuits and Systems  for Video Technology, vol. 24, no. 3, pp. 525–538, Mar. 2014.
Electronic and Cyber Defense
Volume 12, Issue 4 - Serial Number 48
Winter
February 2025
Pages 13-19

Files

History

  • Receive Date: 22 August 2024
  • Revise Date: 10 December 2024
  • Accept Date: 12 January 2025
  • Publish Date: 01 February 2025

Share

How to cite

Statistics